Amendments to the Claims

1-18. (Canceled)

19. (Currently Amended) A method for processing bundled instructions through execution units of a processor, comprising the steps of:

determining a mode of operation, wherein the mode of operation comprises one of a throughput mode and a wide mode;

in the throughput mode:

fetching a first bundle of instructions from a first thread of a multiply-threaded program;

distributing the first bundle to a first cluster of the execution units for execution therethrough;

fetching a second bundle of instructions from a second thread of the program; and distributing the second bundle to a second the first cluster of the execution units for execution therethrough; and

fetching a third bundle of instructions from a third thread of the program;

distributing the third bundle to a second cluster of the execution units for execution therethrough;

fetching a fourth bundle of instructions from a fourth thread of the program; and
distributing the fourth bundle to the second cluster of the execution units for
execution therethrough; and

in the wide mode:

fetching a third <u>fifth</u> bundle of instructions from a third <u>fifth</u> thread of the program;

distributing the third <u>fifth</u> bundle to the first cluster for execution therethrough; fetching a <u>fourth sixth</u> bundle of instructions from the <u>third fifth</u> thread of the program; and

distributing the <u>fourth sixth</u> bundle to the second cluster for execution therethrough.

- 20. (Currently Amended) The method of claim 19, further comprising: processing the first, second, and fifth and third bundles within the first cluster; processing the third, fourth, and sixth second and fourth bundles within the second cluster.
- 21. (Previously Presented) The method of claim 19, further comprising the step of architecting data from the first cluster to a first register file.
- 22. (Previously Presented) The method of claim 19, further comprising the step of architecting data from the second cluster to a second register file.
- 23. (Currently Amended) The method of claim 19, the <u>step steps</u> of fetching the first <u>through sixth bundle bundles each</u> comprising decoding instructions into the first <u>through sixth bundle bundles</u>, <u>respectively</u>.

24-26. (Canceled)

27. (Currently Amended) The method of claim 19, further comprising:

bypassing data between the first cluster and the second cluster, as needed, to facilitate the processing of the third <u>fifth</u> bundle through the first cluster and the <u>fourth</u> <u>sixth</u> bundle through the second cluster.

- 28. (Currently Amended) The method of claim 27, wherein the step of bypassing the data utilizes a latch to couple the data between a register file of the first cluster and a register file of the second cluster.
- 29. (Previously Presented) The method of claim 19, wherein the step of determining the mode of operation comprises determining a state of a configuration bit.
 - 30. (Canceled)

31. (Currently Amended) A processor, comprising:

a first cluster and a second cluster, wherein each of the first cluster and the second cluster comprises a plurality of execution units, wherein each of the execution units is configured to process instructions;

a configuration bit configured to specify a mode of operation, wherein the mode of operation comprises one of a throughput mode and a wide mode; and

a thread decoder configured to group instructions of a multiply-threaded program into singly-threaded bundles and to distribute the bundles to the first cluster and the second cluster according to a state of the configuration bit;

wherein during the throughput mode, the thread decoder is configured to distribute the bundles of a first thread <u>and a second thread</u> to the first cluster for processing, and to distribute the bundles of a <u>second third</u> thread <u>and a fourth thread</u> to the second cluster for processing; and wherein during the wide mode, the thread decoder is configured to distribute each of the

bundles of a third fifth thread to one of the first cluster and the second cluster for processing.

- 32. (Previously Presented) The processor of claim 31, wherein each of the first cluster and the second cluster comprises a register file.
- 33. (Currently Amended) The processor of claim 31 32, further comprising a latch configured to bypass date data between the register file of the first cluster and the register file of the second cluster, as needed, to facilitate the processing of the bundles of the third fifth thread.
 - 34. (Canceled)